pad_4_4
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
pad_4_4 [2016/08/10 22:53] latigid_on [BOM v1.1] |
pad_4_4 [2016/08/10 23:03] latigid_on [Assembly] |
||
|---|---|---|---|
| Line 62: | Line 62: | ||
| If using shrouded headers, ensure the notch points on the same side as the pin 1 designator. | If using shrouded headers, ensure the notch points on the same side as the pin 1 designator. | ||
| - | ---- | ||
| ==== Interconnections ==== | ==== Interconnections ==== | ||
| - | * J2 normally connects to J4B (I2C) | + | * J2 normally connects to Core J4B (I2C) |
| * J3 carries the WS2812B chain for additional modules | * J3 carries the WS2812B chain for additional modules | ||
| * J4 connects to a DIN header | * J4 connects to a DIN header | ||
| Line 72: | Line 71: | ||
| - | ==== License ==== | + | ===== License ===== |
| Currently the design is (c) 2016 antilog devices with all rights reserved; all documentation is CC BY-NC-SA 3.0. | Currently the design is (c) 2016 antilog devices with all rights reserved; all documentation is CC BY-NC-SA 3.0. | ||
pad_4_4.txt ยท Last modified: 2018/03/05 22:57 by latigid_on
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
