dictionary:bus_width
Differences
This shows you the differences between two versions of the page.
|
dictionary:bus_width [2007/11/17 18:43] |
dictionary:bus_width [2007/11/17 18:43] (current) |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | The number of data bits that can be input or accessed simultaneously. Common bus widths of DRAM are 32, 36, 40, 64, 72 and 80 bits. See BUS. | ||
dictionary/bus_width.txt ยท Last modified: 2007/11/17 18:43 (external edit)
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
