
JCI
CI
Vs
CR
R1
100
R2
100
Reserved for
DIN Sync Input
J2
J2 of last internal
DOUT module
(resp. Core J8/9 if no
internal DOUT module)
Vs Vs
Vd Vd
SI SO
SC SC
RC2 RC1
5V
100n
C1
IC1 MC3487
Vcc 4A 4Y 4Z 34E 3Z 3Y 3A
1A 1Y 1Z 12E 2Z 2Y 2A Vss
Optional Loopback for
the case that J2 is
directly connected to
J8/9 of Core module
J2_SI_LP
SI
J2:SI of last internal
DIN module
(resp. Core J8/9 if no
internal DIN module)
J2_SI
SI
Serial Input directly connected to SPI port - it should work, but needs to be proven!
Vs Vd SOB# SCB# RC1B# RC2B# SOA# SCA# RC1A# RC2A# CR
13 12 11 10 9 8 7 6 5 4 3 2 1
25 24 23 22 21 20 19 18 17 16 15 14
Vs SOB SIB SCB RC1B RC2B SOA SIA SCA RC1A RC2A CI
25-Pin Sub-D
Female
Serial Input directly connected to SPI port - it should work, but needs to be proven!
J19
To J19 of Core Module
IC2 MC3487
MIDIbox Hardware Platform
AOUT/SRIO Breakout Port
Transmitter Side (MIDIbox)
(C) T. Klose 2014-10-27