mb_olre16
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
mb_olre16 [2016/09/24 16:30] – [Sizing] antichambre | mb_olre16 [2019/04/21 08:50] (current) – [GrayScale Clock] antichambre | ||
---|---|---|---|
Line 36: | Line 36: | ||
==== Core-External Driving Concept : TLC5958 ==== | ==== Core-External Driving Concept : TLC5958 ==== | ||
- | In theory it's possible to drive such a SRIO setup but in fact buses and resistors/ | + | In theory it's possible to drive such a SRIO setup but in fact buses and resistors/ |
\\ | \\ | ||
After a look on the different brands and models of LED driver IC **[[http:// | After a look on the different brands and models of LED driver IC **[[http:// | ||
Line 140: | Line 140: | ||
**Frame update is needed only when a change occurs, TLC keep all the frame in memory and continue to distribute it to the 32 addresses lines and 16 rgb leds by address ** | **Frame update is needed only when a change occurs, TLC keep all the frame in memory and continue to distribute it to the 32 addresses lines and 16 rgb leds by address ** | ||
\\ | \\ | ||
+ | |||
==== GrayScale Clock ==== | ==== GrayScale Clock ==== | ||
Line 145: | Line 146: | ||
The TLC needs a GrayScale Clock(GSCLK) and additional control to multiplex 32 addresses (named COMSELx in diagram). The GSCLK signal should be 257 pulses + 1.5~2.5µs of interval between segments . COMSEL management needs 32 multiplexing adress lines for (5 bits coded and decoded directly on the top board).\\ | The TLC needs a GrayScale Clock(GSCLK) and additional control to multiplex 32 addresses (named COMSELx in diagram). The GSCLK signal should be 257 pulses + 1.5~2.5µs of interval between segments . COMSEL management needs 32 multiplexing adress lines for (5 bits coded and decoded directly on the top board).\\ | ||
- | === Clock Schematic === | + | === Clock Schematic |
+ | \\ | ||
+ | <wrap center round important 60%> | ||
+ | //Note: This circuit is replaced by a simulated one, on a CPLD.// | ||
+ | </ | ||
{{: | {{: | ||
Line 154: | Line 159: | ||
CORE provides a regular Clock with PWM @2MHz .The 12bit counter U16 counts until 257 and trigs U1 wich is a monostable, U1 switchs, resets the counter and stops the clock counter input by U17(D-Flipflop). \\ | CORE provides a regular Clock with PWM @2MHz .The 12bit counter U16 counts until 257 and trigs U1 wich is a monostable, U1 switchs, resets the counter and stops the clock counter input by U17(D-Flipflop). \\ | ||
\\ | \\ | ||
- | After a certain time given by the RC couple on U1, U1 switch | + | After a certain time given by the RC couple on U1, U1 switchs |
By this way we are sure to count the exact 257 Clocks needed and the interval between 2 segments is fixed by the trimpot U19.\\ | By this way we are sure to count the exact 257 Clocks needed and the interval between 2 segments is fixed by the trimpot U19.\\ | ||
\\ | \\ | ||
Line 167: | Line 172: | ||
ADDR_CLK is the multiplexed lines clock . It's used to gate the PWM signal and obtain the GSCLK and of course, as a clock for the ADDR Counter U5. The counter U5 provides the coded ADDR_x lines and an EOF(End Of Frame) when 32 is reached.\\ | ADDR_CLK is the multiplexed lines clock . It's used to gate the PWM signal and obtain the GSCLK and of course, as a clock for the ADDR Counter U5. The counter U5 provides the coded ADDR_x lines and an EOF(End Of Frame) when 32 is reached.\\ | ||
+ | |||
+ | === Clock version 2 === | ||
+ | |||
+ | <wrap center round todo 60%> | ||
+ | CPLD/FPGA version | ||
+ | </ | ||
mb_olre16.1474734633.txt.gz · Last modified: 2016/09/24 16:30 by antichambre